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Abstract 
.\~ part of our rese:Hch on Yt'ry high performance parallel 
:lrchitectllrl'",. we h:lH> been investig:l!ing machine 
Clrehit('ctures specially :ldlpted to the highly .,fficient 
Impl,.'mentation of artificial intellig;ence 1,.1.1) software. [0 
the ('ourse of our r(,~I':lrch we designed D.WO. a highly 
parallel. \ l.sl-b~ed. tree-structllred machine. and 
implernentt'd J hi2;h-speed :tlgorithm for production 
>y;'tf'ms <)n :l. oimui:ltor fur D.WO. Subs("luent re,.;p:tf('h 
h:l- ,·on\!n··",J 11, that DADO l'an sllpport many other AI 
applic:1tion~, induding the \ err rapid executiun 'Jf 
PROLOG' [Jrugraffi-. and a hr~e share of the symbolic 
prl,('essl!1g typical uf contemporary kno\\ ledg.!-based 
sy:,tem3. In this brief report. we outline the hardware 
o1.,.-i2;n of a moderate size D.WO prototype. comprising 
LO:!:3 pro('e.;,ing eleml'nts, which is eurrently IInder 
L'onstru('tinn at ('olumhia L'niHrsity, We then sketch the 
"uri Wlre ba~t' br·iner implementE.'d on a small l.j processing 
('Iemen t protutype ,y,t em including se\'eral applicat ions 
\\ rttlen l!1 PPL/\{, :1 high-levL'l language ,lp.;ignt·d for 
,pt'(,lfying p:uallt'l L·c·mJ.ltllation~ ou DADO. 
1. Introduction 
As knowledge-ba..~ed systems begin to ~rnw In <Ize 
:lnd scope. they will begin to pU3h con\'j'flIIOlnal 
.·ompuring ~y~tems to their limits of Opl'r:llICln. [':1 '.'11 for 
"'''perimental systems. many researcher.' rr[l"rI"rlly 
• .'\\,prience fru~tration based un the l"ngth "r Iline 
fl'4UlrE'd for thE'ir opE'ralion. For applications p"lIming 
real-time rf'''p"n.<e from ;1n expprt systE'm I fnr ,'\:llJIple. 
dl>Ct ronic warfafe) CUll \'t'ntlonal implemen tattons Iliay not 
be practical. Recl·ntly. se\'eral AI resl'archl'r.; I,:ee 
[:'\ilsson 19801. jl)f example) have '<1I~;!.'.;t('d Ih.lt 
:'Ig;nificant incre~es rn the performance of l'olltempl.rary 
'This research W;iS supported in part by th!.' Ddt'n:iE' 
.\oi\,;'~(,C>~ r~(>"ea!ch PrnJects A~('n('.y IIndt.:.r C'Ontf:ll't 
.\OOO.~n- .... '2-( -0 I~j .. 1" \\1'11 :1'; [ntpl (ofpnr:lllon. Dlorll:ll 
Eq1llpmellt C·orp"r:l111On. 18\\ Corl)')r:lt!ntl :1n<l ":did 
LP2;il' ;;;~·';T!'flJ.'. \\".' ~r:lteflllly arkn(o\\' crlg.~ th"ir -1I1'1'.·n. 
.\1 ~y~tE'ms might bt' r(';"IlizeJ through ,iisTnbuted 
prCl('p~sing ()r the lise vi spe.'I:llized parallel hardware. 
:'''lIle dltl'!ltlon has been siven to 1~;;l!e5 of paralleiislTI in 
-y"tf'm OIrg:lOizatJOns for l'unperating di='tribl:trd A1 
'IIL';Y;:ll'm;; [Lt·".,er and Corkill 19791: speCIal hard\\are for 
hl2;h speed propt'rty inheritance and related ope-r:1I10ns in 
,y,tf'ms ba~l·d on s'~rn:lntic lIetwork-likE' formalbm::< 
Yahlman 197(:). Hillis 19821: :lnd the design of m:lchrnes 
- II PP()t{ ing t he parallel execu t iun of certaio relational 
:.t1g,·hralC' operations having praetinl import:lnce in brge-
,c:111' kll,.\\IE.'dge-b:!Sed systems >haw et at. 1981]. The 
po(pnri:ll applicltlons of eery lurge .;('ule hurdu:are 
pl/rulleli.ml to the ext'cution of :\1 systems. however. has 
rl'mainroj I:1rgely unexplored. 
In this paper. we describe DADO [Stolfo and ~haw 
Hl"'2]. J. tree-structured. multi-pr()C'eosor b:lst'd 
architecture that utilizes the em,rging technolo!,;;.' of \ 1.SI 
';Y'II,'I11::< In support of Tile highly efficient p:lr:illel 
('xl'cution of larg(,-,;cale ;\J sy~tt·llIs. In [Stolfo :lnd :-:haw 
Hl~:!I. we reported :1 high'"peed :llgorithm for Production 
Sy .. '/em programs. which has ne"'n Implemented on a 
'Imulator for D.WO. ProductJ(·n "'y,tems form the basis 
for a wide nnge of approach,-" ro butldin~ knowl€'dge-
ba.-,·.j P'( p.>r! sy'lems. ;;;11 bseqlH'n l p:'s'~:Hch has Cllll \ lured 
Ij~ rhat D, \DO may support m:lfl:; .··thl:r .-\1 :lppliL':ltIOn5 
rndlJdin~ The \'pry rapid t'XN III lotI! of PROLOG programs 
lnd a l:lrQ;e shart! ·)f I he symL" ,lie pjO('l'~SlOg typical of 
knu\\leJgp-based :,y:'t€'ms. \ :,mall (1·) proccssor) 
pr(,t()typ" of rhp machinf'. "CJII,lrtlC!eJ :It (,,,lumbl:l 
l'ni\'ersl!Y from ('omponellts ,upplit'd by Intel 
C'orpor:Jt Ion. I:' operat lonal. Ba:'E'd on ou r pxpt'rlences 
with ('Onslrl1C'lill~ This ,m::lll prototype. We' belil've a larger 
prc·tutype. D.-WO:!. rompnslng; 10'23 pro('e"~()iS and 
c:lpable of ='ignific:lllt perfurm:lfIcE' impro\'pmt'nts over 
IrnrlerrW!llalions h:lsc:d ')n \'on :'\l'lJmann n1:l.!'hinl's. to be 
terhnic:llly :lnd e('()ltomiC'~llly fp:lolble for implen1t"ntation 
u5ing currritt technology. \\'e believe that thiS 
ex penmen ta.l device will pro\'ide liS with the \'ehlde for 
e\'allJ:Jling the pprforrnance. as weJl as the harJw:lre 
dt»ig;n. of a full-ocale \'ersion uf D.·VJO implemented 
entirely with cu~lt)m \'LSI circuit.:;. 
2. The D.4.DO Machine Architecture 
.-\ full-scale production I'ersion of the D.WO 
m:\chine would ('omprrse :l Hry lar;e SE'l ton the order "f 
hllltdrt'us of th()lI~Clnds) of prores ,ing elements (PE·~1. 
each contaInIng its own processor, a small amollnt (2K 
bYles. in the current design of the full·~cale version) of 
local random access m(>mory (RA .. \f), and a specialized 
I/O switcb. which .... lil be implemented using a custom 
inl('grated circuit. The PE's are interconnected to form 3. 
cOlllplele binary tree. 
Within the DADO machine. each PE is capable of 
ex(>cuting in f.'ither of two modes. In the first. which we 
will call ."·I.\fD mode (for single instruction stream. 
mult iple d:lla stream I. the PE executes in:>truct ions 
broadcast by some ancestor PE within the tree. [n the 
second. which will be referred to as .\fI.\lD mode (for 
multiple Instruelion ~lre;1m. multiple data stream). each 
PE executes instructions 5tored in its own local R.-\..\!' 
independently of the other PE·s. A. single con/rol 
processor fCP). adjacpnt to the root of the DADO tree. 
controls the opera lion of the entire ensemble of PE·s. 
\\'hen :l D.WO PE enters \rr.fD mode. its logical 
state is changed in such a way as to effectively 
"disconnect" it and its descendants from all higher-lev;1 
PE's in the tree. In particubr. a PE in \U\fD mode does 
not receiq> any instructiuns that might be placed on tbe 
tr.·e·structured communication bus by one of its 
ancestors. Such a PE may. however. broadcast 
instructions to be executed by its own descendants. 
providing all of the~e descendants have themselve~ been 
s\qtcbed to ;:;1\10 mode. The D.WO macbine can thlls 
be configured In su(·h a wav that an arbitrary internal 
node in the tree acto a$ tbe r~ot of a tree-struet~red SJ).ID 
df>\'ice in which 111 PE's execute .1 single instruction (on 
different d:lta) at a given point in time. (.-\ PE in SI\ID 
mode may 1150 be in"tructed to Jisable itself. in which 
C'a,:e instruction,; pi:lced on the broadcast bus Will be 
Ignored hy the I'E. while descendants of the PE who 
[('ll\ain elll/vied will rec('I\'e and execute 5uch instructions.) 
Thus. D. tDO pro\·id(·s direct support for br~('-scale 
\I~I\ID lllluitipl~ ::,1\10) e:-;ecullon. This 1'1("lble 
:uchitE'ctural d('.;i!?:n :'lJpports the loe;ical divislun uf the 
ou .. hme into di.;tinc! partitions. each executIng a dl,rin.~t 
I ;1,k. 
The DADO I/O switch. which will be Impl'·lwllr".j 
in custom \ LSI and incorporated Within tho. IO'!3 
proeE'SSlng element version of the machin('. h:L' h .. ··n 
J(,>lgned 10 support communication betw('t'n ph:- 'I' Illy 
:tcJpcenl tree neighbors. as well as COmnllIlW':11 rnn 
berween PE'3 that :lie adjacent in a logIcal Iin":!r .. rd.·rln~ 
pm bedded within the tree. [n addition. :1 ,p,·.l.dll~d 
combinatoflll circuit incorpor:lled within the I/O ,wlfrh 
\\ III allow for the \'ery rapId <election of a 'In<zle 
dl<tinguished PE from a set of candidate PE'.; in the Ir;'l'. 
CII rrent Iy. t he I.) processing elemen t version e,f D.IfJO 
performs these operations .... ith the sequenti:ll logic 
embodied in its off-t be-shelf components. 
[n the rnllll\\in?: <ections we outline Ihf> lurd\\ ·lr~ 
d"'lgn of the D.·VJ() prututypes and th('n ./,·.;crlr)f' 
FPL/.\{. a variant of the PL/.'! language. providing 
:=e\'eral primitiv6 for specifying parallel computation on 
DADO. In the .'oncludin!; <ections we O\'erview the 
:lpplications currl'ntly under lctive investigation for 
Implementation on D.WO. 
3. The D.·'tDO Prototypes 
.\ I·:'-'.·Ielllent DADO protot~ Pl'. constructed from 
(partially) ,Jonared part5 supplied by Intt'l Corpora[\l.n. 15 
('urrpntly operational. The 15 PE':: are intl'grated on two 
\\ ir('-wrap prototype boards 3upplied by \'alid Logic 
";y:'tPms. A much larger version. D.·tDO,!. is under 
('on,;t ruct ion \Vh icll will incorporate 1023 PE' ~ con~t ructeri 
from two comnH'rcially available Intel chips. Th", 
D. VJOc! prototype consists of 32 printed circl/lt bUclrd5. 
t>ach ront:llnil1g :3:? PF.·s. hOllsed in a rack which can fit m 
I?nher a DEC \'.-\X 11/7.')0 cabinet. or :In IB\! :-Series I 
cab met. 
3.1. The Prototype Processing Element 
Earh PE in the p.olotypl' :,y~tems incorpr)r:l!e an 
Inrd 87.')1 microcompllter chip, s<?r\'mq; as the prot'e~~or 
and :111 ~K X ~ Int"! '.?186 RA.\I ('hip. <ervlIlg :lS th ... local 
nlPmory. ITwo 3imple logic g:lles are 11St>d to prn:;,,:,rly 
Intf'g;rate the R.\.'\1 :lnd prOCE.'~30r.) :\lthfJu~h thl:' full-
,call' version of DADO has bl'''n dl'~igned to lIlcorporate :l 
:!h: R.-\..\1 \\ithin each PE. an oS": R.-\..\j was eho-en for the 
pr"If)typt> PE to :lll()w J. modest degree oi fI!.·"bllit\' 10 
dblg'ning :lnd implf'menting the software ba$p for the' full 
H~r"')n of I he machIne. 
Th" Inr",1 ~7~, I is :1 pO\\<'fflll ~btt mlero('()mp'JtPr 
IIlc fl rporat 1Ilg' :l IK ·~ra.:'l':lble prc'2;iamm:lnlf' rf':ld ·,nl\· 
mt'l11ory tEl'[{O\[1. and :1 :?i6-hyte R.\.\! ·.n :l 'Ir.~'~ 
<dlcon ('hip One flf the kf'y ft·:llllr .. ~ of the '-7->1 pr')("',<nr 
i.< lIS I/O ':lp:!hdit:; The f"lIr pUJIH. -.!-hl! p,.,I< 
provided if\ ,1 10 pin p:!rk:1~e hJS ""nt nblI!eri 
~I!hq:lntially to the e:iSe of implenlenllllg ·1 In nary tr .. e 
IIltf'rcOnnectlon upt\\een proc",~,or: 
In rhe l;,-elt'ownt prototype d"-Ig;n. the 
.·oll\rnllnll':ltinn pflmitin>5 .lnd ",ecutlon owdp> ;of ;1 
D.lDO PE :lre implt>mented by ;1 <m:ll1 kemel "Ij,<I':;nJ 
rf':'ldent '.\ It hill e3rh pro('''.;<or EPRO\! The 'pec-ializl'd 
I/0 s\\itch '.'nYl'loned f(lr D.tDO:! 15 ';II11Uiatl'd In the 
5111aller v,>r,ion by :l 3hort s"''lut'ntial COOlput:ltion. 11:1:,,,,·1 
on ollr eSIIOlate': of llllllimllm dork sp"'o>'J. D.4DO.! \\ III be 
C3P:lhlt' of executln!?: in E':\c<;>~s of 600 million in,trllcl\nns 
p~r 't'cond. :l:;~umlng inter-proce';.'or communlr;ltiol1 to be 
imr"'ment~d with a combinational logic: I/O '\\It("h. 
.\Ithol!gh pipelinl'd eommllnit':l!\on I'; !:'mploy<,d In the 
kNnl'l design. it is expected that only /·')0 mdlron 
In-1rll('II(>I1'; pf'i ,;"('''nrl \\()Idd ne :}"hlf'\'.',1 1I'!n!?: rh" 
. Ilrrl'nt <il·'I,!;n. Thll'. thp ,f"'I<zn Illd Intp!'·IIl.·1\1 :I~I"II ·r t 
custom I/O chip forms a major part of our current 
research acti\·itiE>s. 
3.2. The PE kernel 
.-\.5 noted. the -il\. EPRO\l of the Intel 8,.) 1 stores 
the s\'Stem kernel of a PE. which includes code 
pE'rfor~Ing the most basic communication and 
:'\'nchronization functions as well as the simulation of 
S'T\fD and \U\!D modes of execution. The kernel S) stem 
is de5i~ned in such a way as to logically divide the 8K 
RA.\f space of the Intel :!186 chip into two portions for 
each of the execution modes. The initial 11\. portion. 
rE'fE'rred to as SI.\/D RA.\f. is J. reserved dJ.ta space for 
\'ari:J.bles and constants operatE'd upon by a PE while in 
SI\fD mode. The remaining 71\. portion of RA.\f is u~ed 
for storage of code. ;l$ well as the local v:uiables used 
during the \II\!D mode of operation. 
4. Programming DADO 
f>L/.\! [Illtel IllS:?] is a high-level language dE'signed 
by Intel Corporation as the host programming 
enyironmenr for applications using the full range of Intel 
microcomputer and microcontroller chips. A superset of 
PL/-\/. \\hich we call PPL/.\[. has been implementC'd as 
the sY5tem-Ievpl language for the D.--tDO prototypes. 
PPL/-\f provide~ a oet of facilities to specify operations to 
bl? performed by independent PE's in parallel. 
Inte!'; PL/\! language is a conventional block-
')rientt'd language pro\'lding J. full range of data. structures 
;lOd high-Il'vcl ,tatements. The following two syntactic 
ron\'E'nrl{ln~ n;l\'\:' b('('n added to PL/.\! fur programming 
rhe sl\!D mude uf operation of D.WO. Th ... dl'::,ign of 
the,,!? cr.nst ruct3 W;}" Influenced by t he met hod~ "Ill pl .. yed 
IQ ,peclfyin~ parallel ('amputation in the r;L} "SIR 
language [Lowrie et aL 197.')! Jeslgned for the fl.U \(' W 
parallel pror(.'S50r. The SLICE atlribute Jerine:, 1;\rIables 
and procedures that are resident within each PE. The 
serond addition is a syntactic construct. the DO ."·DID 
Mark. which dE'limits PPL/.\l instructions br,")a<if':L.,t to 
desrenclE'nt :;I~!D PE·s. (In the followin~ ddillill"n;. 
'Jptionai synt:tctic constructs ;He represented II II hi:1 
-'quare brackets.) 
The SLICE attribute: 
DECL-\.RE variable[(dimension)ilype :SLICE: 
name: PROCEDlltEHparams)] [type] :,LiCE: 
Ea.ch deci:lration of a SLICEd varia.ble will C:1use all 
allocation of :,pace for the variable to occur within the 
'-:1\fD R.\\! nf ":ll'h PE (the initial lK porrifJni. SLICEd 
prn,·p.jllr(·" arelll('lm:lticallv IO:J.ded within th·..' :-K \II\ID 
p"rtlon uf r..\\1 ihy an' ('i'''rJ.tilig 'y-telll p,,,I'UII\'? 
3 
resident in D.--tDO·s (,Pl. 
Within a PPL/\I program. :In assignment of :1 \':1lue 
tn ;1 SLICEd variable will cause the transfer to occ-ur 
within each enablE>d SI~ID PE concurrently .. \ constant 
:1ppea.ring in the right hand side will be automatically 
broadcast to all ena.bled PE·s. Thus. the statement 
X=·J: 
\Ihf're X is of type BYTE SLICE. will assign the \'alu~") 
to ":Jrh occurrE'nce of X in each enabled ST\ID PE. 
(Thus. at times it is con~'enient to think of SUCEd 
\"lri:1bles 3.5 "t'ctors which m:1y be op!:'rated upon. in 
\\hole nr in part. in paralleL) However. statements which 
'lperate upon SLICEd \'ariables can only be "peclfied 
1\lt!tin the bounds of a DO SI\lO block. 





The r-~tatE'nH'nl is restricted to be :lDy PL/.\{ sl:itemenr 
incorporating ollly .~LICEd l'ariables and cOTlslallt,~. 
III ;\dditioll to the full range of instruc-tlOn" ;)·'-:li1abl'.' 
10 PPI,f.\/. a D. tOO PE in \!I\ID mode II ill haH 
:1\':lI13l->le to it :1 ~et of built-in functions to p!.'rf(.rm the 
b:1.' it' tf!:'!.' ('ollltnllnication opl·rations. in addition to 
fun"tlon~ ('"ntrfJllill2," rhE' \':1rious modes of ·:'xecurion. The 
intf're;:ted re:ld<'r i~ i('ferred to >tolfo et ;\1. 19:-::!] fr.r Ihe 
dptaib of lhC'..;p prrmltives. as well :1'; a (·nfl1plete 
:'pl'qfir':1tlon of t h(.' Fl-'Lj.\/ Iangu:1ore. 
<>. Applications 
Thus hr. l:! ~I'ople havt' wrin",n I'PL/.\{ pr',g;ranr.-.: 
kr DADO. Th,.- Jpplic:tlions thal ha\'E' b""n \\rillen .. H 
\" :lrluUS :' t ages uf completion. indude 0: 0tl'tlI-[evi>l 
dlJ2:llostif'~. nlltlwiic proc:p.;sinor and :\1 application". The 
I:Hg;p~t ,hare of ,)ur . ;oftwarl' t'ffc'rt. 11101Igb. h:l;i 
"'nnCPfl t r:1 t I'd on p:1rallel impl"mpn t at iun" "f \';lriou:; .\1 
.1 ~11.jw:J t Inn.,. 
T he mo~t Imp'lrtan t of these is :10 algorit hm fur t ht' 
par:1l1,,1 t''\E'ClItlon of production =ystem progr:1ms. .-\. 
r."t riet t'd model t)f product ion systems h:!:; bpen 
implemented in PPL/.\! using this algorithm an.j is 
currently bE'ing tested. 
In its simpl(.'>t form. the algorithm' 'per atE''; In the 
f'lllnwing way: 
l. By :1s,igning ~l ,in'1,"lc- rille to :1 Ilnir,!l<' PF ;If :l 
fi\ed 1"I'el 1\!llrln Ihe Ir('(' Irdl'rrE'd I,) :I.'; Th,· 
P~f-Ievel). executing in ~tn1D mode, each rule 
in the system is matched concurrently, Thus. 
the time to calculate the set of matching rules 
on each cycle is independent of the number of 
productions in the system. 
2. By assignmg a data item in Working ~lemory 
(W\1) to a sin!!;le PE below the P~f-Ievel 
executing in S[\[D mode. W~( is implemented 
as a true hardware conteni-addressable 
memory. Thus. the time required to match a 
single pattern element is independeni of the 
number of facts in IV.\!, 
3. Lastly. the selection of a single rule for 
execution from the conilict set is also 
performE'J in parallel. Thus, the logarithmic 
time lou'er bound of comparing and selecting a 
single item from a collection of items is 
achievable on DADO :lS well. 
This 3lgorithm offers a number of :ldvantages O\'pr 
the highly efficient RETE match algorithm reported by 
For!?;,),. while mamtaming mueh of its inheritentl: efficient 
c;lpabilities, We quote from [Forg;y 19821: 
... Cto-rtainly the [RETE! algorithm should not 
be u~ed for all match problems: It5 use is 
indicated only if the following three conditions 
are satisfied. 
- The pat terns must be compilable (to 
more primitive matcb tests] ... 
- The objects must be constant. Tbe'y 
cannot (,Olllam variables or othf'r nOll' 
constants :l..' paltern5 can. 
- The :'et of obje(,IS must cbange rel:1tlv"ly 
olowly ~ince the algorithm m:lln'1111:-o 
~tate between cycles. it is ineifiril'lIt 111 
sit uations where most of ! h • .' d,l!:l 
('hanges on each cyele. 
In it< currpnt form. the DADO algorithm d(n." n .. r i'~ '·.Ide 
a means to compile patterns into prtmLtlve !lUi, Ii I,'.r-, 
all hou\!:h it tioes not direl·tly <,\dude 'hIS t" ,--iI ,: II \ 
However. the ability of a DADO PE to !"\l" ,:1,' .. If! 
indl'pendently of olhN PE's permits pattNn IILl:,llla~ 
le,ts ('ommon to several r\lles to be performed tn !':tf III,·!. 
as well :lS a more powerful pattern match "p"r,lll"n: 
u1lification. Thus. data items within DAD()" \\ \1 1Il,IV 
.~ontain \'ariables or other non·constants. tit I~ illte>rc'llng 
to note I h:lt t his capability forms t he basis .,f I be 
implementation of PROLOG on D.WO, I L:)"tlv, The 
D tDO al!ulrrthm dot's not rE'stri('r rhe amr.unr 'lr :"""P' "f 
\\ \! modlfic:ltlons. bur rather pernlits hrg;p ~J, ,bal 
changes to be made to W\1 VNy efficiently (by 
broadc~ting such chan~es from tbp root PEl. Howevf'r. 
the D.WO algorithm does not save state b,!tween cycles. 
Rather. in "ituations in which few W\f changes are made 
on each ryele, the D.WO algorithm recomputes much of 
It5 match results calculated on the prp\'iolls cycle, We 
have recently disrovered. though. th:<t the basic DADO 
:llgorithm ('an be easily extend"d to Jir('('tly implement 
this temporal redundaucy. 
\fany problem ;>olving tash. though. are well suited 
to implemt'ntation u;l[\g the RETE algorrthm. Thus. we 
ha\'e also recently begun work 00 implementing the 
RETE match algorithm directly 011 D.WO. [t is too early 
in (lIlr in\'e>tigalions, tu make any precise c!:lims abullt the 
pHformancE' of the RETE al~orithm on D, \..DO, 
Huwe\'!.'L ,ince !he data-flow di~crimination n('(\\ork 
('ompiled b~' the RETE algorithm product,S nodE'S \\ irh a 
ma\lmum fln-in of two, it is our belief that the match 
nelwork may be dIrectly mapped onto the D.WO tree 
>trllC'tllre pf'rmittrng nu""ive parallelism to be directly 
E'xpluited. The ('omparative evaluation of the two 
approat'h{'~ forms a major part oi our .-urrent research 
:l('tI\'ltle~, 
Our plans inC'luJe the C'omplt:'!ir)n of :tn interpretl'r 
for a mort' gpnl'r:t/ \t'rsilln of production ~y5tem::; in th., 
coming rllonths, ,\11 improved :llg;orithm for rill' rapid 
t'q.luation uf hierurchirai prodllctioT! "!lAlems. typifierl 
by .\f) CI.Y-like systems. is being i,'l\'(;,aigatt'd for 
implE'nwntalion ')n D.lDO as \\ell. 
La".tly. we n .. te the relation~hip oi PROLO(;, ana 
D"tDO. Siuc" PROLOG may be ('On51'.h,;t·d :l.~ :1. 'p""i:l, 
"3..:'e of prruluctinn 'ystl'm~. It IS ')lJr b,>!j.,f that DADO 
C:In quite l1atllrally ,upport perfl)rmance Lmpron'mt'nt- ,of 
PROLOC prngr:lfll" ,,\,>f \'''n :'\elllll:lnn Implpnll'nr:\rlnn, 
:-nme intprl',ring \\urk ill this d .. ",'n"n ~la." I, . .'en r,'v"rr,!,j 
III .Tayl\Jr ,'1 :d, Ig~.:;~j 
By way 'If 'Ilmoury. It io "ur b·'lipf tlut D. \DO .:.:n 
rn f:lC't ~Ilpport r h.> hlQ;h·'pE'!:'J ,'x",'uti(,n ,,r :1 \ I'~Y l.lr~n 
cla-, of .\1 :lppit":ltinn-, Ln P:Utl!'lliar. tlte i::Pld "\""l[tI~n 
of t'xprrt'.1 "tem:; Implem"nteJ In product~('n ~y"tt'lIl rl)rm, 
('.,upled \Iilb In .·rfieil'nt Implement:llion In \LSI 
rpcilnology, the br~t'·-(':de paral! .. li';OllC'hievable '.n 
D,IDO \\ III Inde(>.\ pru\'ide ~i~nlri(':tnt p,'rforlll:10t'" 
tmpru\'enwnt~ "\"-r t'('l\H-ntion:l1 machin,·, ,lt mo(kr:ltc'l~ 
lo\\' I'()~l. luJ""d, '·'lIr prplinlln:lry 'tatl,tl'" -lIg;g",..i rh:lt 
D.V)02 is P\p('('teJ to execute RI/.\CO.\'. thl' DigItal 
EqUipment Corp'Jr:ltion \',\''\ (',)nfig\lr:ttion prolrram 
rf'pnrt'Cd by \kD"rmo([ [1!1~I!. :It an :l\'l.'rag;e r:lte in 
"'('l':'~ of 150 production 8y,.,tP./l1 ('!J('l·:,~ per "erond! 
Pr"~('ntly, RI/YCOS t'\ecut(':, 1)11 :l \',\X 11/"j~O, :l{ a 
ralt' of :? to GOO proJuctlon ~y"t(>m ('yl'\"~ pt'r mlTIuti', It 
I> rnlere~ting to nOle further th:lt this l:Jr~er prototype 
\\ III bl' ('ompar:lble in hardware compkxity :lnd ('o"t to 
Ihl' DEC \. \\: I I (;",iO, :1 'mal/Pr, 'i'lwpr ,Ind lll!l"h 1,·.;-
"\Pl'O.-I\'f' \ "r,ion "f thf' \'.\.'\ 11/:-><0 
6. Conclusion and Future Research 
A. l:lrge part of our work continues to involve the 
:lllalytical investigation of new parallel algorithms and 
languages for .-\1 applications. Several researchers are 
actively investigating methods for the rapid execution of 
PROWG programs. .-\ large share of our e{{orts, though, 
are demted to the hardware design and implementation 
of a larger experimental device. .-\lthough adequate for 
further dE'Hlupment of the software base fvr DADO. the 
IS-element system is too limited In storage capacity :Ind 
processing power to demonstrate a 5i~nificant 
performance il1lpwvt>ment in the execution qf ;\1 sy::.tems. 
Thus, uSlllg the hardware design of the l.i-element 
,;y~tem, we are currently implementing D.WO:!. 
t'omprlSing 1023 proceo5ing ",lement5. D.tDO.c' \\111 
incorporate a custom \ LSI ('hip. currently bt'!ng dp,igllt'd 
at Columbia (. nin>rsity, to perform the most h:c;ic 
communlcaton funct ions III combinattonal logic. 
Our future plans include the demonstr:1.tion (If Ihe 
D.·W02 prototype using ~everal existing large--rale pxpert 
.;y~tems which us!' the production systE'm paradigm. 
Digital EqUipment Corporation has t'xpre:;"t'd :In IIlI,-rest 
in "IJPplying :1 l'Opr of RI/yeOS for implp ment31inn on 
DADO:!. Bell LaboratOries has also expr!'ooed a 
Willingness 10 supply a copy of .\CE, an ('xpert s~ ,tem 
that h3.S been de\· .. loped to perform teleph,)ne cable 
main tenance ['itolfo and \-esonder 198:?\. 01 h .. r -~ stems 
are being actively .;ought from other snurres III the 
:lrt Ificial intf'lligence communi! y. 
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